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Abstract 
The paper presents the ring based Network on Chip (NoC) structure design and modeling in Hardware Description Language 
(HDL). The network configuration is chosen for 65536 nodes, which is synchronized with same clock pulse. The functionality of 
each node is checked in Modelsim 10.1b software. The interprocess communication among nodes in verified using Virtex-5 
FPGA. The priority of the nodes is assigned using FIFO logic, which is integrated with the NoC chip.  The NoC architecture is 
based on token ring based network concept, called Rotator-on Chip (RoC). The design and modeling is done in Xilinx 14.2 ISE 
using VHDL programming language and synthesized on Digilent manufactured FPGA, with the target device, xc5vlx20t-2-ff323, 
Virtex-5.  Hardware and timing parameters are extracted from the synthesized results and maximum frequency is found 
535.733MHz and memory utilization is 263208 kB. 
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1. Introduction 
Network on Chip (NoC) is the latest approach to overcome the limitations of bus based communication network1. 
NoC is a set of routers employed in a network, in which different nodes are interconnected with their cores and can 
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communicate with each other. In a network data comes in packets and sent to the destination with IP via routers and 
links 4. When a packet reaches its destination address, it means packet is switched5 to the IP attached to the router. 
On-chip communications among different networks is possible using interconnection network topology5, switching, 
routing, queuing, flow control11 and scheduling. Research is going on for three dimensional topological structures 
network on chip design. The idea of NoC is derived from distributed computing and large scale computer networks. 
There are different routing techniques used in NoC design considerations to meet high throughput. The routing 
methods for NoC should be very simple,due to constraints on hardware and memory resources utilization can have 
2D and 3D network configurations.  
NoCs support efficient on-chip communication 6, 7potentially leads to NoC based multiprocessor systems 
characterized by high structural complexity and functional diversity. Multiprocessor System On-Chip (MPSoCs)8 
consists of complex integrated components, which communicates with each other at very high speed rates.  A single 
shared bus or hierarchy of buses is not feasible so much for intercommunication. Intercommunication requirements 
of MPSoCs made of hundreds of cores having poor scalability with their shared bandwidth between all the attached 
cores, system size and the energy efficient requirements of final products. Networks-on-Chip (NoCs) is a promising 
solution to the scalability problem of forthcoming MPSoCs 5, 10. NoC is an approach for designing the 
telecommunication subsystem between IP cores in a System-on-a-Chip (SoC) 7, 10. The software and application 
layer is a very critical aspect on the NoC communication stack 11. Secured transmission among nodes is possible if it 
follows the NoC layer protocol 11, 12, mostly physical and network layers. All networked layers follow the pipeline 
and parallel processing that validate the optimized hardware parameters on chip development. 
Rotator on chip(RoC) architecture 3 is based on token ring concept, which guarantees of packet arrival in 
sequence. It is based on scalable network and control mechanism that is helpful in the implementation of low 
latency on chip communication NoC. The performance of the ring NoC depends on the time slots and addressing 
schemes for the intercommunication among nodes in ring topological network. The NoC is applicable in 
telecommunication systems and is a great solution for rotator switches used in telecommunications systems. The 
topologies used for NoCs are tree, ring, crossbars, bus and meshes 3, 12. Crossbar networks are larger in size and have 
low latency, poor scalability and greater cost. Tree topology structures 8 have good performance in terms of good 
latency but the networks based on tree topology have high wiring costs and router designing is also costly.  There 
are also the chances of blocking several links in tree topology and messages delivery may fail. Mesh topological 
structures offers good latency and higher bandwidth but the latency can vary with the traffic intensity. 
Ring topological structures achieved very good energy efficiency at low to medium core counts 3. For a 
single ring system router, the routing logic needs to handle only two processes, injecting traffic into a ring structure, 
when there is space, and ejecting traffic when it is addressed to the current router 3. In the simple structure of 
routers, most of the energy consumed in the interconnects, is due to link traversal in ring NoC.  
2. Ring NoC Structure 
The designing block diagram of ring topological NoC is shown in fig. 1. It has 65536 nodes, arranged in a ring. 
Each node has its Processing Elements (PEs) and addressed by their node addresses. Each Processing Element (PE)5 
operates in a synchronous manner, and is assumed to operate at same frequency.The operation of the ring NoC can 
be understood with the help of table 1.  All 65536 nodes are counted from N0 to N65536 having a node address of 16 
bit starting from “0000000000000000” to “1111111111111111”  Let node N0 is assigned a source_address 
“0000000000000000”, Node N1 has address “00000000000000001”. Similarly all the nodes can be assigned their 16 
bit of address and node N65536 is assigned source_address “1111111111111111”. In the full duplex mode, any pair 
can communicate to each other and vice versa. Let N0 want to communicate in ring network. It has the probability to 
be routed via any link targeting any node N1 to N65536 as shown in fig. 2. Each PE can process intercommunication 
to any other PE. Table 1 list the possibility to access other nodes. The node_address can be configured as 
source_address and destination_address for the source and destination nodes respectively.  Similarly all the nodes 
can process intercommunication to each other.  There is also the first input first output (FIFO) logic in case of 
multiple nodestry to communicate to the single node. It decides the priority of communicating nodes, based on the 
token structures. The data is transferred in the form of packets to each node. A data packet is consisting the 
information of source_address, destination_address and data.  
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              Fig.1 Ring topological structure                                                                        Fig. 2 FIFO logic to address nodes 
 
Table 1. Node selection scheme in ring NoC 
 
Source Address (16 bit) Destination Address (16 bit) Node Selection 
0000000000000000 0000000000000000 
: 
1111111111111111 
Node 0 
: 
Node 65536 
 
0000000000000001 0000000000000000 
: 
1111111111111111 
Node 0 
: 
Node 65536 
 
0000000000000010 
 
 
0000000000000000 
: 
1111111111111111 
Node 0 
: 
Node 65536 
 
0000000000000011 
 
 
0000000000000000 
: 
1111111111111111 
Node 0 
: 
Node 65536 
 
0000000000000100 
 
 
 
0000000000000000 
: 
1111111111111111 
Node 0 
: 
Node 65536 
0000000000000101 
 
 
 
0000000000000000 
: 
1111111111111111 
Node 0 
: 
Node 65536 
0000000000000110 
 
 
 
0000000000000000 
: 
1111111111111111 
Node 0 
: 
Node 65536 
: 
: 
: 
: 
: 
: 
 
1111111111111111 
 
 
 
0000000000000000 
: 
1111111111111111 
 
Node 0 
: 
Node 65536 
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In the ring based NoC system, all the nodes are physically connected as a bus trough a coaxial cable as shown in 
fig.3, but logically form a ring. The node (station), which is outside the ring, is considered as outer node.According 
to IEEE 802.4 token bus network frame has the following fields. The frame structure of IEEE 802.4 is shown in fig. 
4. 
 
Fig.3. IEEE 802.4 Token ring bus structure 
 
Preamble: It is used to synchronize the receiver's clock. 
Starting Delimiter (SD) and End Delimiter (ED):The Starting Delimiter and Ending Delimiter fields contain analog 
encoding of symbols other than 1 or 0 and are used to mark frame boundaries. The representation of symbols is 
because both cannot occur accidentally in the user data.  Therefore, no length field is needed.  
Frame Control (FC): The field is used to distinguish data frames from control frames. The field carries the frame's 
priority for data frames and a bit which the destination can set as an acknowledgement. Similarly, the Frame Control 
field is used to specify the frame type, for control frames. The data frame and control frame include token passing 
and various ring maintenance frames. 
 
Fig.4. IEEE 802.4 frame structure 
 
Destination and source address:  The field is used to provide the Destination node and source node address fields. 
The field may be l and global address. It is of bytes for a local address and 6 bytes for a global address. 
Data: The Data field is always variable carries the actual data.  It may be 8182 bytes when 2 byte addresses are used 
and 8174 bytes for 6 byte addresses. 
Checksum: Checksum field is used in error detection. A 4-byte checksum can be used in the calculations of data. 
3. Data Path  Architecture 
The data path architecture of the ring NoC is shown in fig. 5. It consists of (16 x 65536) decoder and (65536 x 1) 
demultiplexer. The source address and destination address are configured with the help of 16 address lines (A0–A15). 
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Fig.5. Data path architecture 
 
The 16 bit input decoder can have 65536 output lines, which are be assigned as number of nodes. Each 
node has control signals read_enable and write_enable to perform read and write operations. The nodes are carrying 
data of 8182 bytes. The data transfer is possible to one node only at a time, based on the priority logic and FIFO 
selection. The logic to select the same functionality is demultiplexer. Demultiplexer (65536 x 1) has 65536 inputs 
with 16 bit address bus (A0 – A15) and one output. The memory control unit performs write and read operations. 
4. Results & Discussions 
The modeling and design of the RoC is done in Xilinx 14.2 ISE and function simulation is carried out in 
Modelsim 10.1. The data transfer is carried out for the different test cases and it has shown 100 % successful data 
transmission form source to destination node.  The RTL view of developed chip is shown in the fig. 6 and the 
functional details of RTL pins is discussed in table 2.The functional simulation of NoC is shown in fig.7, shows the 
data transfer scheme from node N4 to node N32. The source_address = “000100” and destination_address = 
“100000”. The input data is transferred from node N4 input_data_packet = 1’h 12345678ABCDABCD……AD (hex 
data) and same data is received at node N32 = 1’h 12345678ABCDABCD….AD (hex data).  The data is received at 
the positive edge of the clock pulse. The clock signal is synchronized with the reset. FIFO_EMPTY and 
FIFO_FULL show the status of, FIFO logic or the priority of the source node.The destinaon node is free for 
intercommunication, then FIFO_EMPTY= ‘1’ and FIFO_FULL = ‘0’.The functional simulation depends on the 
following steps input. 
Step input 1: Reset = ‘1’ and run, output_data_packet will contains zero output. 
Step input 2: Reset = ‘0’, Apply rising edge clock pulse, source_address and destination_address value and 64 bit 
data of destination node with input_data_packet, then run. 
Step input 3:Apply the source address and destination address of another nodes and data on input_data_packet.to run 
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Step input 4: check the output_data_packet of destination node and status of FIFO logic using FIFO_FULL and 
FIFO_EMPTY inputs.  
 
Fig.6. RTL view of RoC 
 
 
 
Fig.7.  Modelsim simulation for intercommunication in ring NoC 
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Table 2.  Pin details of ring NoC for (N=65536) 
 
Pins Description 
Reset Used to reset the memory contents zero for synchronization of the components by using clk  of std_logic 
(1 bit) 
Clk Default input for sequential logic to work on rising edge of clock pulse of std_logic.(1 bit) 
source_address [15:0] Address of source node of std_logic_vector (16 bit) 
destination_address [15:0] Address of destination node  of std_logic_vector (16 bit) 
input_data_packet [8182x 8:0] Input data of the source node of std_logic_vector (8182bytes) 
output_data_packet [8182x 8:0] Output data of the source node of std_logic_vector (8182bytes) 
FIFO_EMPTY Status of FIFO priority logic, signifies that node is free to communicate of std_logic (1 bit) 
FIFO_Full Status of FIFO priority logic, signifies that commutating node is not free, source subscriber is in assigned 
priority based on FIFO logic of std_logic  (1 bit) 
write_en Control signal to perform memory write operation with respect to individual node of std_logic(1 bit) 
read_en Control signal to perform memory write operation with respect to individual node of std_logic(1 bit) 
 
5. Synthesis &  Experimental Analysis 
The node data transfer is also verified with the experimental set up carried with the help of Digilent 
manufactured Virtex FPGA. The parameters supports to FPGA synthesis are discussed as device utilization and 
timing parameters. The block diagram of an experimental set up is shown in fig. 8. The experiment is carried out to 
validate the data transfer among inlets/outlets using Virtex -5 FPGA. Two 9-pin RS-232 ports assist in the 
transmission of serial data to and fro from the FPGA board. 50 MHz clock oscillator is the system clock provides 
the clock signal to the various events taking place within the FPGA and the various programs that require clock for 
their working. The input switches are given the source_address [5:0] and destination_address [5:0], reset and clock 
input to the FPGA board, the logged data can be shown on the motherboard of the PC. The onboard Xilinx Virtex-5 
user FPGA is directly coupled to multiple independent banks of DDR2 SDRAM and QDR-II SRAM memory 
providing up to 13GBytes/sec of sustained memory bandwidth to the FPGA. Optimized memory controller IP cores 
and reference designs are included as part of the product deliverables along with VHDL source code and API for 
Windows operating systems. The DATA-V5 is tightly integrated to the Host computer via an 8-lane PCI Express 
connection supporting sustained bandwidths of up to 2.38GBytes/sec. 
 
 
 
Fig.8. FPGA synthesis block diagram 
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5.1 Device Utilization And Timing Summary 
Device utilization report gives the percentage utilization of device hardware for the chip implementation. Device 
hardware includes no. of slices, no. of flip flops, no. of input LUTs, no. of bounded IoBs, and no of gated clocks 
(GCLKs) used in the implementation of design. Timing details provides the information of delay, minimum period, 
maximum frequency, minimum input arrival time before clock and maximum output required time after clock.   
Table 3 and table 4 show the synthesis results as device utilization and timing parameters for ring NoC. Total 
memory utilization required to complete the design is also listed for individual stage. The target device is: 
xc5vlx20t-2-ff323 synthesized with Virtex-5 FPGA. 
 
                           Table 3.Device utilization in ring NoC, for N = 65536 
 
Device  Utilization 
Number of Slices 128 out of 12480,      1% 
Number of Slice Flip Flops 493 out of 12480,      3% 
Number of 4 input LUTs 128 out of 493,          25% 
Number of bonded IOBs 156 out of 172,          90% 
Number of GCLKs 1 out of 32,                3% 
 
                           Table 4.  Timing parameters for ring NoC, for N = 65536 
 
Timing parameter Utilization 
Minimum period 1.867ns 
Maximum frequency 535.733MHz 
Minimum input arrival time before clock 4.090ns 
Number of bonded IOBs 2.830ns 
Total memory usage 263208 kB 
 
The results are compared with ref3, and ref7. In the ref. paper 3 the ring NoC was designed for 16 nodes, support to 2 
GHz clock frequency.  The ref7, the ring NoC configuration was designed for 32 nodes on a Xilinx VP100, supports 
an aggregate bandwidth of about 12 GB/s. The design developed by us supports ring NoC structure for 65536 with 
the integration of FIFO priority logic, 535.733MHz frequency and synthesized on Virtex-5 FPGA.  Moreover, 
Virtex -5 support the developed design for 50 MHz clock frequency and 13GBytes/sec bandwidth. Hence the 
developed design is an optimal solution in comparison to the existing solutions, support larger no. of nodes.  
6. Conclusions 
The RoC or ring NoC chip design and modeling is done in Xilinx 14.2 and functionally simulated in 
Modelsim 10.1 b software. The NoC chip is designed to communicate 65536 nodes and intercommunication is 
checked with the data packet arrival on the destination node. There is an integration of token ring concept designed 
as FIFO logic, to assign the priority of communicating nodes at same instance. The nodes are identified with their 
node addresses and hardware parameters such as no. of logic gates, no of LUTs, memory utilization and minimum 
and maximum time values to route the packets are extracted from the Xilinx synthesis results. The results are 
validated with the data transfer among nodes with the help of Virtex-5 FPGA. The results present an optimal 
solution over existing ring NoC configured structures.  NoC design and FPGA synthesis is a significant effort to 
design the programmable and reconfigurable structure for ring topological network. In future same structure can be 
configured for more number of nodes. It is also possible to integrate the concept of cryptographic techniques of 
encryption and decryption for transferring data among nodes. 
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ASIC      Application Specific Integrated circuits 
DDR       Double Data Rate 
ED              End of Delimiter 
FPGA        Field Programmable Gate Array 
FSM       Finite State Machine 
FIFO         First input First output 
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